KMITL

Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/123456789/1

Browse

Settings

Access type: UnknownSubject: search.filters.subject.Algorithmic ADC

Search Results

Now showing 1 - 6 of 6
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    A voltage-mode gray-code algorithmic ADC
    (2008-12-01)
    Arayawat, Somjai
    ;
    Thubtong, Uthan
    ;
    Julsereewong, Prasit
    ;
    Riewruja, Vanchai
    ;
    Julsereewong, Amphawan
    This paper presents a design technique of a Gray-code algorithmic analog-to-digital converter (ADC) operating in voltage mode. The realization method is based on the use of commercial available devices. The proposed converter comprises the operational transconductance amplifiers (OTAs), diodes, resistors, and voltage comparator to synthesize the triangular-like DC transfer characteristic and digital output for one-bit cell ADC. An N-bit resolution can be simply implemented by cascading the N proposed one-bit cells. Experimental results verifying the circuit performances are agreed with the theoretical values. © 2008 SICE.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    A simple CMOS-based algorithmic ADC
    (2007-12-01)
    Kaewpoonsuk, Anucha
    ;
    Cheypoca, Thepjit
    ;
    Julsereewong, Amphawan
    ;
    Riewruja, Vanchai
    This paper presents a one-bit cell of reverse Gray-code algorithmic analog-to-digital converter. The proposed converter comprises of full-wave rectifier, current mirrors, and current comparator. The realization method is simple, small in size, and suitable for integrated circuit form. The design strategy is based on the MOS biased at the edge of conduction to provide a low accumulated error and a low distortion in the transfer characteristic. An N-bit resolution can be achieved by cascading of the N proposed one-bit cells. PSPICE simulation results supporting the characteristics of proposed circuit are agreed with the expected values. © ICROS.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    OTA-based gray-code algorithmic ADC
    (2006-12-01)
    Chaikla, Amphawan
    ;
    Arayawat, Somjai
    ;
    Riewruja, Vanchai
    This paper presents a Gray-code algorithmic analog-to-digital converter (ADC). The proposed circuit comprises of OTAs, diodes, resistors, and voltage comparator to synthesize a triangular-like DC transfer characteristic and a digital output for an one-bit cell ADC. The design structure is simple and flexible. An N-bit resolution can be implemented by cascading the N proposed one-bit cells. Experimental results verifying the circuit performances are agreed with the theoretical values. © 2006 ICASE.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Improved speed rate in current mode algorithmic ADC
    (2005-12-01)
    Tipsuwarnpron, V.
    ;
    Roengruen, P.
    ;
    Chuchotsakunleot, W.
    ;
    Maitreechit, S.
    A low power current-mode analog to digital converter suitable for equipment are required low voltage, low power (ADC). It uses a quartzite level with current injection technique to increase the speed of current mirrors. And this method to reduce the required input signal for a given range and higher operating speeds. In this paper, the feasibility of current-mode algorithmic ADC is demonstrated and advantages of various 2 techniques for use in the converters are considered. Experimental results for 4-bits algorithmic ADC using a 0.8 μm CMOS technology are reported, including power consumption.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    A low-voltage algorithmic ADC based on gray coding
    (2004-12-27)
    Arayawat, Somjai
    ;
    Chaikla, Amphawan
    ;
    Riewruja, Vanchai
    ;
    Julsereewong, Prasit
    ;
    Trisuwannawat, Thanit
    This paper presents an algorithmic analog-to-digital converter (ADC), which is based on gray coding. The realization method makes use of the De Morgan's law-based two-input minimum circuit, which performs a low-distortion in the transfer characteristic. The proposed ADC with the low supply voltage is simple, small in size and suitable for implementing a high-resolution ADC. The performances of the proposed circuit were studied using the PSPICE analog simulation program. The simulation results verified the circuit performances are agreed with the expected values.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    A low-voltage algorithmic ADC based on gray coding
    (2004-11-17)
    Arayawat, Somjai
    ;
    Chaikla, Amphawan
    ;
    Riewruja, Vanchai
    ;
    Julsereewong, Prasit
    ;
    Trisuwannawat, Thanit
    This paper presents an algorithmic analog-to-digital converter (ADC), which is based on gray coding. The realization method makes use of the De Morgan's law-based two-input minimum circuit, which performs a low-distortion in the transfer characteristic. The proposed ADC with the low supply voltage is simple, small in size and suitable for implementing a high-resolution ADC. The performances of the proposed circuit were studied using the PSPICE analog simulation program. The simulation results verified the circuit performances are agreed with the expected values.