KMITL

Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/123456789/1

Browse

Settings

Author: search.filters.author.Chayratsami, PornpimonSubject: search.filters.subject.Laboratory

Search Results

Now showing 1 - 2 of 2
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Supplementary laboratory in digital circuit and logic design course for pre-service vocational teacher in Thailand
    (2013-08-07)
    Chayratsami, Pornpimon
    This paper provides an evaluation of a teaching method using a supplementary laboratory, that utilizes 3 types of laboratory setups to increase the understanding and hands-on skill in a digital circuit and logic design class for pre-service vocational teacher in Thailand. The laboratories include building a digital circuit using logic blocks, doing a computer simulation, and using a programmable logic device (PLD). The effectiveness of the teaching method is evaluated based on students' feedbacks, backgrounds, opinions, and scores. The tools, used in this research, are a set of lab sheets, a computer simulation program called 'Digital Works', and a portable equipment box. After two consecutive years of teaching and using the supplementary laboratory in the digital circuit and logic design class, the students have the same opinions that the laboratory helps them to understand the theories, they will be able to apply the knowledge to the related advance courses, and they agree that all 3 parts of the laboratory are necessary and encourage them to have more hands-on skill. In addition, students' scores show that the students have better grades in average by using the supplementary laboratory. © 2013 IEEE.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Design of combinational logic training system using FPGA
    (2010-12-01)
    Sothong, Sujittra
    ;
    Chayratsami, Pornpimon
    This paper describes a design of a training system for a combinational logic design course. The goals of this design are to reduce a cost of the system and to lower the lost and damage of TTL elements used in a digital laboratory currently. The system uses a Field Programmable Gate Array (FPGA) as a processor containing basic logic gates, and uses a microcontroller as a gate selector. The training system consists of a system unit base, 17 basic logic gate models, and 10 lab sheets. The system is evaluated in terms of quality and using suitability of the system by experts and instructors who work with technical schools in Thailand and have been involving and teaching a combinational logic design course for at least 5 years. The results show that the system is rated to have a very good quality and is suitable for being used as a training system in a combinational logic course with inexpensive cost. © 2010 IEEE.