KMITL

Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/123456789/1

Browse

Search Results

Now showing 1 - 10 of 10
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Design and Synthesis of Capacitance Multiplier Using LT1228s and a Grounded Capacitor
    (2026-01-01)
    Channumsin, Orapin
    ;
    Roongmuanpha, Natchanai
    ;
    Likhitkitwoerakul, Nutcha
    ;
    Tangsrirat, Worapong
    In this study, the design and synthesis of a grounded capacitance multiplier is discussed. The proposed circuit consists of two commercially available integrated circuits (ICs) named LT1228, together with a single grounded capacitor as a passive element. The transconductance gain of LT1228 allows for electronic control of the simulated equivalent capacitance value. The LT1228 transconductance gain is easily adjusted through the external bias current, which has a wide adjustable range of 1 µA to 1 mA. No component matching is required for the designed simulator. A non-ideal analysis of the proposed circuit has been investigated in detail. The workability of the proposed circuit and its application example as a first-order lowpass filter has been confirmed with the theoretical findings through PSPICE software. The results indicate that the proposed simulator has excellent performance and matches the theory.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Floating capacitance multiplier realization based on commercially available integrated circuits
    (2022-06-01)
    Roongmuanpha, Natchanai
    ;
    Tangsrirat, Worapong
    This article is an attempt to present a tunable floating capacitance multiplier using commercially available integrated circuits, namely LT1228. The proposed design utilizes three LT1228s as active electronic components and only one capacitor as a passive component. The multiplication factor of the capacitance multiplier is electronically tunable via adjusting the external supply currents of the LT1228s. Besides, a careful analysis of the parasitic element effects is also included. To verify the practical features of the proposed floating capacitance multiplier circuit, several simulations using PSPICE program tool and extensive laboratory measurements were performed.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Practical Floating Capacitance Multiplier Implementation with Commercially Available IC LT1228s
    (2021-03-01)
    Roongmuanpha, Natchanai
    ;
    Tangsrirat, Worapong
    A practical realization of a tunable floating capacitance multiplier using commercially available integrated circuits, namely LT1228 is proposed. The synthetic capacitor utilizes only two IC LT1228s along with two passive components (one resistor and one capacitor). The capacitance multiplication factor is electronically controllable through the transconductance gain of the LT1228. The effects of non-ideal transfer gains and parasitic elements of the LT1228 on the circuit performance have been evaluated in detail. The applicability of the proposed floating capacitance multiplier as a second-order band-pass filter is also presented. The claimed theory is verified by several PSPICE simulations and experimental test results.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Voltage differencing buffered amplifier-based electronically tunable grounded capacitance multiplier
    (2019-03-16)
    Moonmuang, Pitchayanin
    ;
    Pukkalanun, Tattaya
    ;
    Tangsrirat, Worapong
    A minimal realization of electronically adjustable capacitance multiplication topology with voltage differencing buffered amplifier (VDBA) is proposed. The proposed capacitance multiplier circuit is designed by means of two VDBAs and one floating capacitor. A capacitance multiplication factor is adjusted electronically through the ratio of two transconductances. The effect of the non-ideal gains of the VDBA is also taken into account and carried out. As an analog application example, the proposed capacitance multiplier circuit is utilized in the design of an electronically tunable first-order low-pass filter. PSPICE simulations with TSMC 0.25-µm CMOS technology are included to support the theoretical analysis.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Electronically adjustable capacitance multiplier circuit with a single Voltage Differencing Gain Amplifier (VDGA)
    (2019-01-01)
    Tangsrirat, Worapong
    ;
    Channumsin, Orapin
    ;
    Pimpol, Jirapun
    In this work, we propose a resistorless realization of a simple electronically adjustable capacitance multiplier circuit using a single voltage differencing gain amplifier (VDGA) as an active building block. The circuit utilizes one VDGA and only one capacitor in a simple circuit configuration. The proposed capacitance multiplier circuit can be tuned electronically with the adjustment of the transconductance gains of the VDGA. To emphasis the applicability of the proposed circuit, a second-order RC low-pass filter is constructed as an application example. PSPICE simulations are performed to verify the theory.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    VDBA-based electronically tunable capacitance multiplier with a grounded capacitor
    (2018-07-02)
    Moonmuang, Pitchayanin
    ;
    Pukkalanun, Tattaya
    ;
    Tangsrirat, Worapong
    This work presents an electronically tunable grounded capacitance multiplier circuit based on the voltage differencing buffered amplifier (VDBA), a recently introduced active building block. The proposed capacitor circuit requires only two VDBAs, one floating resistor, and one grounded capacitor. The circuit can be tuned electronically via the VDBA transconductance ratio. The effect of the VDBA non-idealities on the simulated capacitance value has also been discussed in detail. The usability of the proposed tunable capacitance simulator has been verified by realizing the fourth-order low-pass filter application with a Butterworth approximation. In order to verify the theory, the behavior of the circuits is evaluated with PSPICE simulation program using TSMC 0.25-µm CMOS process parameters.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Electronically tunable resistorless capacitance multiplier employing VDBAs
    (2017-11-24)
    Moonmuang, Pitchayanin
    ;
    Tangsrirat, Worapong
    This work focuses on a circuit configuration for the simulation of the resistorless tunable grounded capacitance multiplier using the recently introduced active building block called voltage differencing buffered amplifier (VDBA). The proposed capacitance multiplier circuit consists of only two VDBAs, and one floating capacitor, without requiring critical matching conditions. The realized equivalent capacitance value can be tuned electronically through the ratio of the transconductance gain of the VDBA. The effect of the VDBA non-idealities on the realized equivalent capacitance has also been investigated in detail. As an application, an illustrative RLC low-pass filter using the proposed tunable capacitance simulator has been provided. In order to demonstrate the behavior of the circuit and confirm the theory, PSPICE simulation results with TSMC 0.25-µm CMOS technology are included.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Resistorless tunable capacitance multiplier using single voltage differencing inverting buffered amplifier
    (2017-01-01)
    Tangsrirat, Worapong
    The paper focuses on a novel configuration for the realization of the resistorless tunable grounded capacitance multiplier circuit using the newly introduced active building block called voltage differencing inverting buffered amplifier (VDIBA). The proposed capacitance multiplier circuit consists of only single VDIBA, one capacitor and one NMOS transistor acting as a voltagecontrolled resistor (VCR). The equivalent capacitance value of the synthetic capacitor can be tuned electronically by adjusting the biasing current of the VDIBA and/or changing the control voltage of the VCR. To evaluate the behaviour of the circuit, an illustrative RC low-pass filter has been provided. Simulation results with TSMC 0.25 μm CMOS technology verify the theoretical analysis.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Tunable capacitance multiplier with a single voltage differencing buffered amplifier
    (2016-01-01)
    Unhavanich, Sumalee
    ;
    Onjan, Oosana
    ;
    Tangsrirat, Worapong
    This work describes the grounded electronically tunable capacitance multiplier circuit using voltage differencing buffered amplifier (VDBA) as an active element. The proposed capacitance simulator is simulated using one VDBA, one floating capacitor and one grounded resistor. The realized equivalent capacitance can be tuned electronically through the (ransconductance gain of the VDBA. The effect of the VDBA non-idealitles on the realized equivalent capacitance has also been discussed in detail. As an application, active RC lowpass filter is realized using the proposed tunable capacitance simulator. PSPICE simulation results show a good agreement with the theoretical analysis, and veri1 the behaviors of the proposed simulator and its application.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Floating simulator with a single DVCCTA
    (2013-04-01)
    Tangsrirat, Worapong
    In this paper, a simple circuit configuration for simulating the floating inductor, capacitor and resistor using differential voltage current conveyor transconductance amplifier (DVCCTA) as an active element has been presented. The proposed floating simulator circuit uses only one DVCCTA and two grounded passive elements, and can realize floating inductor, capacitor or resistor depending on the passive element selection. The equivalent value of the realized simulator can be tuned electronically through the transconductance parameter of the DVCCTA. The circuit also does not require any realization conditions. The proposed circuit together with its applications is demonstrated using PSPICE simulation with 0.5 μm MIETEC CMOS technology.