KMITL

Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/123456789/1

Browse

Settings

Subject: search.filters.subject.Implementation

Search Results

Now showing 1 - 2 of 2
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Implementation and Optimization of Two Degree of Freedom H∞ Loop Shaping Control for Average Current Mode Control Buck Converter using Genetic Algorithm
    (2021-01-01)
    Kaitwanidvilai, Somyot
    ;
    Phurahong, Nuttapon
    ;
    Suwan-Ngam, Warachart
    In this paper, we focus on the implementation and optimization of two degree of freedom (2DOF) H∞ loop shaping control for the DC-DC buck converter. The output voltage is controlled using the current control mode called the average current mode control (ACMC). The technique using the fixed structure robust controller technique, as well as genetic algorithm (GA), is applied, resulting in the reduction of the controller order and optimal parameter for the robust proportional integral (PI) controller. In this paper, the performance of the proposed controller is compared with those using the conventional 2DOF H∞ loop shaping controller and other techniques. According to both simulation and experimental results, the robust controller designed by the proposed technique is simple, low order, and practical, yet still retains both performance and robustness.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Adaptive array processing unit based on direct data domain least square approach using conjugate gradient method
    (2007-12-01)
    Boonpoonga, Akkarat
    ;
    Buritramart, Santana
    ;
    Sirisuk, Phaophak
    ;
    Krairiksh, Monai
    ;
    Sarkar, Tapan K.
    This paper presents the design of an adaptive array processing unit based on direct data domain least square approach using conjugate gradient method. The unit was applied for operation in the adaptive antenna scenario. The efficient architecture for FPGA implementation using fixed-point operation is present. The simulations are shown to evaluate the performance of the proposed adaptive processing unit. Moreover, simulation results obtained from the unit using fixed-point operations also show a good agreement with the unit using floating point operations.