KMITL

Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/123456789/1

Browse

Settings

Author: search.filters.author.Kaewpoonsuk, AnuchaSubject: search.filters.subject.Peak detector

Search Results

Now showing 1 - 5 of 5
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Item,
    Low-ripple output interface circuit for electrical conductivity measurement
    (2016-01-01)
    Kaewpoonsuk, Anucha
    ;
    Suphramit, Suphawadee
    ;
    Rerkratn, Apinai
    In this paper, an interface circuit for measuring the electrical conductivity of electrolyte solution is dcscribcd. It consists of a quadrature oscillator, a non-Inverting amplifier, a voltage-to-current converter, a peak detector, a sample-and-hold circuit, and the designed control signal generator. The proposed technique is based on the use of peak-and-hold method to detect the amplitude of sinusoidal output signal instead of the traditional method that uses the rectifier circuit connected with low-pass filter. The proposed circuit provides the obtained output in the form of DC voltage with Low ripple and fast response. Experimental results verifying the circuit performance are agreed with the theoretical values.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Item,
    Enhanced sinusoidal amplitude detector for fast response applications
    (2013-03-28)
    Kaewpoonsuk, Anucha
    ;
    Poonart, Krerkkit
    ;
    Petchmaneelumka, Wandee
    ;
    Riewruja, Vanchai
    In this paper, an enhanced sinusoidal-amplitude detector suitable for fast response applications is proposed. Implementation method based on commercially available devices employs a novel control signal generator to improve operation speed of previously reported sinusoidal amplitude detector. The control signal generator used consists of a time-delay circuit, AND logic gate, and three comparators. The enhanced amplitude detector provides faster amplitude detection as well as smaller operation error for amplitude input changes. Experimental results verify a good agreement with theoretical expectation. © 2013 ICIC International.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Item,
    An amplitude detector using up-down counter
    (2012-03-01)
    Kaewpoonsuk, Anucha
    ;
    Katman, Ratchanoo
    ;
    Julsereewong, Amphawan
    ;
    Riewruja, Vanchai
    This article presents a novel and simple amplitude detector for sinusoidal signals. The realization technique utilizes up/down counting and holding capabilities of up-down counter without low-pass filter or sample-and-hold circuit requirement. The proposed circuit consists of a control signal generator, a peak detector, a windows detector, a digital-to-analog converter, and an up-down counter. The proposed detector can produce both analog output and 12-bit digital output signals, which are proportional to the amplitude value of analog input signals. In addition, output signals with small ripple can be achieved. The experimental results show that the proposed detector can work with the input voltage in range 250 mV to 5 V. The maximum frequency for input signals is approximately equal to 100 kHz with maximum analog output error of 0.8%. © 2012 ICIC International.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Item,
    An amplitude-to-digital converter
    (2008-12-01)
    Wangwiwatthana, Chaleampan
    ;
    Kaewpoonsuk, Anucha
    ;
    Riewruja, Vanchai
    An alternative approach to realize the amplitude detector for variable frequency sinusoidal signals is described in this paper. Based on the counter method of the A/D converter controlled by the designed logic circuit, the proposed converter can produce digital output signals proportional to the peak amplitude of analog input signals without low-pass filter. The conversion time is two cycle periods of the input signal. In addition, the output signal with small ripple can be achieved. Experimental results verifying the performances of the proposed circuit are in close agreement with the expected values. © 2008 SICE.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Item,
    An amplitude detector for variable frequency sinusoidal signals
    (2006-12-01)
    Raksachat, Pariwat
    ;
    Chaikla, Amphawan
    ;
    Kaewpoonsuk, Anucha
    ;
    Riewruja, Vanchai
    ;
    Julsereewong, Prasit
    In this paper, a JK-flip-flop-based logic circuit is described. Using two output signals of this designed logic circuit to control a buffered peak detector followed by a simple sample-and-hold circuit in sequential operation, a sinusoidal amplitude detector is proposed. The proposed detector allows the frequency of input signals to be varied over a wide range. Experimental results verifying the performances of the proposed circuit are in close agreement with the expected values. © 2006 ICASE.