Roengruen, Prapas
Loading...
Preferred name
Roengruen, Prapas
Alternative Name
Roengruen, P.
Main Affiliation
Email
prapas.ro@kmitl.ac.th
2 results
Now showing 1 - 2 of 2
- Some of the metrics are blocked by yourconsent settings
Item type:Publication, Low power current-mode algorithmic ADC in half flash (BCD)(2006-12-01) ;Chuenarom, S. ;Maitreechit, S.; Tipsuwarnpron, V.This paper presents a principle of analog to digital converter (ADC) based on current mode half flash (BCD). This circuit can be converted to 4-bit output at each moment, and multiple output bit numbers by serial connection. It use a current injection technique to increase the speed of current mirrors, low power and algorithmic ADC application is presented. A current mode, the active current mirror and current comparators that controlled reference current by W/L ratio, has been used. Its feasibility agrees with simulation results of PSPICE program. The circuit design used CMOS 0.5μm which is capable to the slowest conversion time is less than 5.2nS , resulting in a conversion rate of more than 195 MHz , power consumed 1mW , input current 0-60 μA and single 2.5V supply. ©2006 IEEE. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Half flash ADC 4-bit without DAC(2001-12-01) ;Tipsuwanporn, V. ;Chuenarom, S. ;Junkrob, N. ;Chuchotsakunleot, W.This paper presents a principle of parallel Analog To Digital Conversion (ADC) based on current mode HALF FLASH ADC. This circuit can be converted to 4-bit output at each moment, and multiple output bit numbers by serial connection. A current mode, the active current mirror and current comparators that controlled reference current by W/L ratio, has been used. Its feasibility agrees with simulation results of PSPICE program. The circuit design used CMOS 0.8 μm which is capable to convert 4 -bit in 50 nS, power consumed 0.127 mW, input current 0-100 μA and single 3V supply. From simulation testing, the conversion rate is faster than other method.
