Jangwanitlert, Anuwat

Preferred name

Alternative Name

Jangwanitlert, A.

Main Affiliation

School of Engineering

anuwat.ja@kmitl.ac.th

Now showing 1 - 9 of 9

Some of the metrics are blocked by your
consent settings
A PSPWM with variable frequency control for a two-output three-level series resonant inverter
(2015-08-17)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
;
Suwan-Ngam, Warachart
This research paper presents a two-output three-level series resonant inverter by using phase-shifted pulse width modulation with a variable frequency control technique. In order to achieve the boundary condition of operation under ZVS for all switches, this paper will analyze this condition which depends on operating frequency and phase-shifted angle between the gate signals of the outer switches and the inner switches. In addition, the proposed circuit was designed, built and tested. The test has two cases which include fixed frequency control and variable control method. From the experiment, the fixed frequency control cannot obtain the ZVS condition of switches for all phase-shifted angle values. On the other hand, the variable frequency control can maintain the ZVS condition for all phase-shifted angle values that is in line with the proposed concept.
Some of the metrics are blocked by your
consent settings
Ozone generator for prolonging fruits using a full-bridge inverter with high frequency transformer
(2016-01-18)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
This paper presents an ozone generator by using a full-bridge inverter for applying in prolonging fruits process. The phase-shifted pulse width modulation (PSPWM) is used in the proposed circuit for adjusting the output power of inverter. In addition, the concentration of ozone will be controlled by adjusting the operating frequency of inverter. In order to prove the mentioned principle, the ozone generator was built and test in laboratory for prolonging mangoes. From the test, the 250 mg/hr of ozone concentration at 24 kHz of switching frequency can prolong the mangoes life satisfyingly more than the other concentrations and the maximum efficiency of inverter is 93.1 %.
Some of the metrics are blocked by your
consent settings
Ripple current reduction using interleaving technique for three-level ZVZCS DC-DC converter
(2017-02-08)
Meesrisuk, Watanyu
;
Sarasiri, Nuapett
;
Jangwanitlert, Anuwat
This paper presents an output current ripple reduction technique for a three-level ZVZCS DC-DC converter which the output power is controlled by phase-shifted pulse width modulation (PSPWM). By means of 2 circuits of half bridge three-level DC-DC converter which operated by 90° phase difference or interleaving technique, as the results, the ripple of output current waveform is reduced significantly. The prototype of proposed circuit was designed and tested at 470 W of rated power, 310 V of input voltage, 0-48 V of output voltage and 50 kHz of switching frequency in order to compare the experimental results between interleaving and non-interleaving technique. It is found that the interleaving technique can reduce the ripple current on output current waveform for all phase-shifted angles. Finally, all switches in circuit can achieve soft-switching conditions and the maximum efficiency of converter is 93.7 %.
Some of the metrics are blocked by your
consent settings
A novel symmetrical two-output three-level series resonant PSPWM inverter
(2015-01-26)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
This paper presents a two-output three-level inverter (a TOTL inverter) by using phase-shifted pulse-width modulation (PSPWM) to achieve the symmetrical output waveforms. A TOTL inverter is made of 3-legs of neutral point clamped inverter [1] which can provide two-output per one circuit. This is a concept to reduce a size and a number of components when it is compared with one output per one circuit. A TOTL inverter can be adjusted for output power by shifting PSPWM signals. In addition, all switches can operate under zero-voltage-switching condition (ZVS). This paper shows the analysis of operation modes, the simulation, and experimental results in order to prove the proposed concept. It is found that the proposed inverter can provide the rated power of 974 kW and 1140kW for each output, overall efficiency of 85.7% at switching frequency of 50 kHz.
Some of the metrics are blocked by your
consent settings
Implementation of 48 v series-input parallel-output zero-voltage switching converter using secondary resonant technique
(2021-01-01)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
This research paper aims to propose a series-input parallel-output zero-voltage switching converter (SIPO ZVS converter) by using the secondary resonant technique for achieving the Zero-Voltage-Switching (ZVS) condition for all the main switching devices in the proposed converter. Two half-bridge converters are applied for the proposed converter, connected in series at the input side and in parallel at the output side of the proposed converter (SIPO technique). By using the SIPO technique, the voltage stress on the main switching devices is decreased to be a half of the input voltage or V<inf>dc</inf>/2. This leads to the reduction of rated voltage of main switching devices. The rated current of the rectifier diodes is also decreased because of the current sharing behavior. Moreover, the phase-shifted control method is analyzed in order to comprehend the impact on the ripple current at the output side. Finally, the prototype of the proposed converter has been designed, built, and tested in order to confirm the effectiveness of the proposed converter.
Some of the metrics are blocked by your
consent settings
A interleaved three-level half-bridge ZVZCS DC-DC converter using phase-shifted pulse-width modulation
(2016-01-05)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
This research paper presents an interleaved three-level half-bridge ZVZCS DC-DC converter by using the interleaved technique for reducing the ripple current of the proposed converter and using the dc blocking capacitor for achieving the soft switching condition. The outer switches of each cell can achieve the ZVS condition while the inner switches can operate under the ZCS condition. In addition, the voltage stress on devices (MOSFETs) equals to a half of input voltage because of using the three-level circuit. Finally, the operation modes and simulation results by PSIM software are illustrated in detail in order to confirm the validity of proposed concept.
Some of the metrics are blocked by your
consent settings
Implementation of two-output three-level series-resonant inverter for induction melting application
(2018-01-12)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
;
Suwan-Ngam, Warachart
This study aims to present a two-output three-level series-resonant inverter together with an implementation and experiments for an induction melting application. A three-level circuit is applied for each branch of inverter in order to decrease the voltage stress on switching devices. A phase-shifted pulse-width modulation (PSPWM) with variable frequency control is applied for providing and maintaining a zero-voltage switching condition over a wide load range. In addition, the PSPWM could provide symmetrical output voltage and current waveforms that result in decreasing the THD<inf>v</inf> and THD<inf>i</inf> of output waveforms and harmonic losses of high-frequency transformer cores comparing to other PWM schemes. Finally, the prototype was designed, built, and tested to verify the consistency between the experimental results and theories of the proposed inverter.
Some of the metrics are blocked by your
consent settings
A three-output three-level ZVS resonant inverter using PSPWM with power factor correction
(2016-01-05)
Meesrisuk, Watanyu
;
Jangwanitlert, Anuwat
This research paper introduces a three-output three-level resonant inverter by using phase-shifted pulse-width modulation (PSPWM) technique for controlling all switches and simple power factor correction (PFC) technique for improving the power factor to be near unity. The proposed circuit can provide three outputs simultaneously. In addition, all switches can operate under the zero-voltage switching (ZVS) condition and also low stress voltage. In order to prove the possibility of proposed concept, this circuit was simulated by MATLAB/Simulink software at 220 V of ac input voltage, 3.3 kW of total rated power and 50 kHz of switching frequency. The maximum efficiency is 93.0%.
Some of the metrics are blocked by your
consent settings
A Machine for Helping the Elder Getting Up and Down from Lavatory
(2018-11-27)
Jangwanitlert, Anuwat
;
Meesrisuk, Watanyu
;
Sanajit, Narongrit
This research presents the design and construction of a machine for helping the elder getting up and down from the lavatory. In order to help the elder or patients with health problems while they are using the lavatory, the machine has been designed with ease of mobility and installation. A structure of prototype is made from aluminum. Two units of 12 V of actuator linear motor [1]-[3] are used for moving up and down the lid of the lavatory. Both motors are controlled to rotate in the same direction and can bear the weight up to 120 kg. The H-Bridge circuit are applied to control actuator linear motors by using a microcontroller for generating PWM gate driving signals for each MOSFET. The 12 V 88 Ah of deep cycle battery level indicator device is used for supplying the energy to the machine.

Jangwanitlert, Anuwat

Filters

Settings

Sort By

Results per page