Jangwanitlert, Anuwat

Loading...
Thumbnail Image
Preferred name
Jangwanitlert, Anuwat
Alternative Name
Jangwanitlert, A.
Main Affiliation
Email
anuwat.ja@kmitl.ac.th

Settings

Now showing 1 - 2 of 2
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Ripple current reduction using interleaving technique for three-level ZVZCS DC-DC converter
    (2017-02-08)
    Meesrisuk, Watanyu
    ;
    Sarasiri, Nuapett
    ;
    Jangwanitlert, Anuwat
    This paper presents an output current ripple reduction technique for a three-level ZVZCS DC-DC converter which the output power is controlled by phase-shifted pulse width modulation (PSPWM). By means of 2 circuits of half bridge three-level DC-DC converter which operated by 90° phase difference or interleaving technique, as the results, the ripple of output current waveform is reduced significantly. The prototype of proposed circuit was designed and tested at 470 W of rated power, 310 V of input voltage, 0-48 V of output voltage and 50 kHz of switching frequency in order to compare the experimental results between interleaving and non-interleaving technique. It is found that the interleaving technique can reduce the ripple current on output current waveform for all phase-shifted angles. Finally, all switches in circuit can achieve soft-switching conditions and the maximum efficiency of converter is 93.7 %.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    A interleaved three-level half-bridge ZVZCS DC-DC converter using phase-shifted pulse-width modulation
    (2016-01-05)
    Meesrisuk, Watanyu
    ;
    Jangwanitlert, Anuwat
    This research paper presents an interleaved three-level half-bridge ZVZCS DC-DC converter by using the interleaved technique for reducing the ripple current of the proposed converter and using the dc blocking capacitor for achieving the soft switching condition. The outer switches of each cell can achieve the ZVS condition while the inner switches can operate under the ZCS condition. In addition, the voltage stress on devices (MOSFETs) equals to a half of input voltage because of using the three-level circuit. Finally, the operation modes and simulation results by PSIM software are illustrated in detail in order to confirm the validity of proposed concept.