Repository logo
Communities & Collections
Research Outputs
Fundings & Projects
People
Statistics
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. KMITL
  3. Publication
  4. A new NMOS four-quadrant analog multiplier
Loading...
Thumbnail Image

A new NMOS four-quadrant analog multiplier

Author(s)
Boonchu, Boonchai
Surakampontorn, Wanlop
Date Issued
December 1, 2005
Type
Conference Paper
DOI
10.1109/ISCAS.2005.1464760
Abstract
In this paper, an all NMOS voltage-mode fourquadrant analog multiplier based on a basic NMOS differential amplifier that can produce the output signal in voltage form without using resistors is presented. The proposed circuit has been simulated with SPICE and achieved-3dB bandwidth of 120MHz. The power consumption is about 3.6mW from a ±2.5V power supply voltage, and the total harmonic distortion is 0.85% with a 1V input signal. © 2005 IEEE.
Citation
Proceedings IEEE International Symposium on Circuits and Systems, 1004-1007, 2005
Metrics
Get Involved!
  • Source Code
  • Documentation
  • Slack Channel
Make it your own

DSpace-CRIS can be extensively configured to meet your needs. Decide which information need to be collected and available with fine-grained security. Start updating the theme to match your Institution's web identity.

Need professional help?

The original creators of DSpace-CRIS at 4Science can take your project to the next level, get in touch!

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Accessibility settings
  • Privacy policy
  • End User Agreement
  • Send Feedback