0.75-V four-quadrant current multiplier using floating gate-MOS transistors
| dc.contributor.author | Montree Kumngern | |
| dc.contributor.author | Jirasak Chanwutitum | |
| dc.date.accessioned | 2025-07-21T05:54:39Z | |
| dc.date.issued | 2014-03-01 | |
| dc.identifier.doi | 10.1109/ieecon.2014.6925870 | |
| dc.identifier.uri | https://dspace.kmitl.ac.th/handle/123456789/4423 | |
| dc.subject | Linearity | |
| dc.subject | Voltage multiplier | |
| dc.subject.classification | Analog and Mixed-Signal Circuit Design | |
| dc.title | 0.75-V four-quadrant current multiplier using floating gate-MOS transistors | |
| dc.type | Article |