Automatic layout recycling based on layout description and linear programming
| dc.contributor.author | Y. Shigehiro | |
| dc.contributor.author | T. Nagata | |
| dc.contributor.author | I. Shirakawa | |
| dc.contributor.author | I. Arungsrisangchai | |
| dc.contributor.author | H. Takahashi | |
| dc.date.accessioned | 2025-07-21T05:46:50Z | |
| dc.date.issued | 1996-01-01 | |
| dc.identifier.doi | 10.1109/43.511575 | |
| dc.identifier.uri | https://dspace.kmitl.ac.th/handle/123456789/98 | |
| dc.subject | IC layout editor | |
| dc.subject | Page layout | |
| dc.subject | Graph Layout | |
| dc.subject | Standard cell | |
| dc.subject | Integrated circuit layout | |
| dc.subject | Design layout record | |
| dc.subject.classification | Manufacturing Process and Optimization | |
| dc.title | Automatic layout recycling based on layout description and linear programming | |
| dc.type | Article |