Development of a Phase-Locked Loop Circuit in Running Frequency Mode for Capacitance-to-Voltage Conversion
| dc.contributor.author | Tada On-khong | |
| dc.contributor.author | Noppadon Sisuk | |
| dc.contributor.author | Paramote Wardkein | |
| dc.contributor.author | Ratchanoo Katman | |
| dc.contributor.author | Kriangsak Prompak | |
| dc.date.accessioned | 2025-07-21T06:12:44Z | |
| dc.date.issued | 2025-03-05 | |
| dc.identifier.doi | 10.1109/ieecon64081.2025.10987691 | |
| dc.identifier.uri | https://dspace.kmitl.ac.th/handle/123456789/14305 | |
| dc.subject | Frequency Conversion | |
| dc.subject | Mode (computer interface) | |
| dc.subject | Parasitic capacitance | |
| dc.subject.classification | Advancements in PLL and VCO Technologies | |
| dc.title | Development of a Phase-Locked Loop Circuit in Running Frequency Mode for Capacitance-to-Voltage Conversion | |
| dc.type | Article |