Analog operation in CMOS latch circuit for reducing dynamic power dissipation - K. Dejhan; F. Cheevasuvit; V. Tipsuwanporn; T. Trisuwannawat; E. Prommas (My University, 2003)
Keywords: Clock rate; Analog and Mixed-Signal Circuit Design