KMITL
Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/123456789/1
Browse
3 results
Search Results
- Some of the metrics are blocked by yourconsent settings
Item type:Publication, Discrete robust PIDx(n-2) stage PD cascade controller(2010-12-01) ;Pannil, Pittaya ;Achariyapagon, PrachayaTrisuwannawat, ThanitThis paper presents a design method for discrete-time parallel with continuous-time design for the two degree of freedom (2DOF) control system using PID (Proportional-Integral-Derivative)x(n-2) stage PD as a cascade controller for a class of n<sup>th</sup> order plant. Both, transient and steady state response specifications are suddenly met when the forward controller is employed. The root loci of this method are shown that the closed loop system is robustly stable with excellence. ©ICROS. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, PIDA controller designed by Kitti's method(2009-12-01) ;Ukakimaparn, Prapart ;Pannil, Pittaya ;Boonchuay, PeerapongpanTrisuwannawat, ThanitThis paper presents a new method for designing the PIDA (Proportional-Integral-Derivative-Acceleration) Controller for a third order system. The results from simulations shown that all desired specifications can easily met by changing only one parameter. Comparing of the performances of the closed-loop in continuous-time system from this new simple method called "Kitti's Method" with the design technique proposed by Richard C. Dorf, it shown that not only faster with smaller or no overshoot response can be obtained but also the closed-loop system is robustly stable guaranteed. All merits of Kitti's Method are also being held with incorporated Root Locus Technique in discrete-time control systems design. © 2009 SICE. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Discrete PID×(n - 2) stage PD cascade controller for SISO systems(2008-12-01) ;Pannil, Pittaya ;Kanchanasomranvong, Suksiri ;Ukakimaparn, Prapart ;Trisuwannawat, ThanitTirasesth, KittiThis paper presents a design method for discrete-time parallel with continuous-time design for the n<sup>th</sup> order plant employing PID (Proportional-Integral-derivative) ×(n - 2) stage PD as a cascade controller. The controller is designed to meet the transient and steady state response specifications via the root locus approach. The results revealed that, if the sufficient sampling time for discrete-time system is available, all desired specifications are easily obtained. © 2008 SICE.
