KMITL

Permanent URI for this communityhttps://dspace.kmitl.ac.th/handle/kmitl/1

Browse

Settings

Start date: 2020Subject: search.filters.subject.DVCCTA

Search Results

Now showing 1 - 2 of 2
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Truly Mixed-Mode Universal Filter Capable of Operation in MISO and SIMO Configurations with Quadrature Oscillator as an Application
    (2026-01-01)
    Faseehuddin, Mohammad
    ;
    Sivagami, P.
    ;
    Shireen, Sadia
    ;
    Tangsrirat, Worapong
    A versatile mixed-mode universal filter with electronic tunability is proposed in this research. The filter employs a modified differential voltage current conveyor transconductance amplifier (M-DVCCTA) as the active block. Without modifying the circuit topology, the mixed mode filter operates in single input multi-output (SIMO) and multi input single output (MISO) configurations. In addition, as an application the proposed filter is configured as a dual-mode quadrature oscillator. The designed filter can implement all five generic filter functions in voltage-mode (VM), current-mode (CM), transimpedance-mode (TIM), and transadmittance-mode (TAM). The filter design requires two M-DVCCTAs, two grounded capacitors and three resistors for implementation. To obtain VM and TIM outputs in SIMO configuration, three extra resistors are necessary. All the resistors used are active MOSFET-based resistors with variable resistance. The parasitic, non-ideal gain, and sensitivity analysis are conducted to gauge the effects of process variations and passive components spread on the filter performance. The circuit implementation and layout design of the M-DVCCTA is done in Cadence Virtuoso using 0.18-µm GPDK. The M-DVCCTA occupies an area of 63.71 * 45.66 µm<sup>2</sup>. The filters and oscillator are tested at a frequency of 3.98 MHz at ± 0.9 V supply voltage. The Monte Carlo analysis, processes corner analysis and total harmonic distortion analysis are performed to examine the robustness of the proposed designs. The simulation and theoretical results show good correlation.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    A compact floating and grounded memristor model using single active element
    (2022-12-01)
    Prasad, Sagar Surendra
    ;
    Kumar, Prashant
    ;
    Raj, Niranjan
    ;
    Sharma, Pankaj Kumar
    ;
    Priyadarshini, Bindu
    Memristor with defined operational specifications is a challenging task that promotes innovation in emulation circuit modelling. This article presents a single active block based compact memristor emulator architecture which is suitable for both floating and grounded circuit topologies. It effectively operates in incremental/decremental modes in both the configurations. The proposed model utilizes only one Differential Voltage Current Conveyor Transconductance Amplifier (DVCCTA) as an active block along with a few passive components. It discourages the use of extra sub-circuit components like multiple active blocks, summers and multipliers. The circuit is intended to work at ±1 V of dc power supply and has a power consumption of 8.74 mW. The proposed emulator model exhibits all the characteristics of an ideal memristor with an operating frequency of 12.8 MHz. It has wide working voltage range of 50–500 mV. The memristor model is built and simulated using the TSMC 0.18 μm CMOS process parameter. The reliability and effectiveness of the proposed model is verified through non-ideal, Monte-Carlo, process corner, non-volatility and temperature variation analysis. Furthermore, the memristor prototype is constructed on the breadboard using discrete ICs AD844AN and CA3080. The experimental outcome is found in accordance with the simulation. The applicability of the proposed memristor model is verified by implementing a memristor based Schmitt trigger circuit.