Kongpoon, Metha
Loading...
8 results
Now showing 1 - 8 of 8
- Some of the metrics are blocked by yourconsent settings
Item type:Publication, A low-power and wide dynamic range class-AB Sinh differentiator(2013-12-01)Companding, current mode, class-AB, Sinh filters provide high dynamic range with only half the capacitor value needed compared to the pseudo class-AB log-domain filters counterpart. Most Sinh filters, however, arise from the basic Sinh integrator building block. This paper describes the synthesis of a new, companding, Class-AB Sinh current mode differentiator which offers a basic building block for the current mode filters with the advantage of 1/f noise suppression due to a low frequency attenuation of the differentiator. The proposed differentiator was designed and simulated with HSPICE program using 0.35μm AMS CMOS process. With power supply of ±1V and the operating frequency range of 1Hz-100kHz, the proposed differentiator exhibited simulated input dynamic range of 98dB at operating frequency of 1kHz, and the power consumption of 0.36μW-7.2μW. © 2013 IEEE. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, A DTMOS-based temperature sensor with an inaccuracy of ±0.25°C (3σ) from -20°C to 85°C(2023-01-01) ;Khanpeth, Rom; Thanachayanont, ApinuntThis paper describes the design of a low-power temperature sensor in a 0.18-μm CMOS technology. The proposed temperature sensor employs the so-called 'dynamic threshold MOS (DTMOS)"diode-connected transistors as the temperature sensing devices. Process spread of the MOSFET threshold voltage is compensated by using the 2-transistor (2T) voltage reference to generate the bias current sources. A charge-balancing delta-sigma $(\Delta \Sigma)$ analog-to-digital converter (ADC) is used to obtain the digital representation of temperature values. The DTMOS temperature sensor core and the ADC operate with 1 V power supply voltages. The ADC operates with a 64- kHz clock frequency and each temperature conversion time is 32ms. After a single-point temperature trimming and a linear fit, the proposed circuit achieves a maximum inaccuracy of ±0.25°C (3σ) across all process corners and the temperature range of -20°C to 85°C, while consuming 8.1 μW. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Eliminable-Noise Dithering in MASH Digital Delta-Sigma Modulator Based on Error-Feedback Modulator(2025-06-01); Achanapornkul, SuphomConventional LFSR-based dithering in the digital delta-sigma modulator (DDSM) is widely used to suppress spurious tones in the DDSM at the expense of the increased modulator’s noise floor. In this work, we present a new dithering technique using the error feedback modulator (EFM) that can both suppress spurious tones and eliminate the dithering noise. The proposed technique also offers the precise frequencytuning ability beneficial for fractional-N frequency synthesizers. Moreover, the hardware complexity of the DDSM using the proposed dithering technique can be reduced significantly with multistage dithering and a short wordlength. Mathematic proof and simulation results have been given to show that the proposed technique efficiently suppress spurious tones without raising the low-frequency noise floor. The proposed technique shows the improved performance compared to previously reported spur reduction techniques. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, A Voltage Mode Fully Differential Implementation of Mihalas-Niebur Neuron with Biological-Timescale(2018-07-02); Leelavattananon, KritsaponThis paper presents an implementation of the Mihalas-Niebur neuron model using voltage mode differential \mathbf{g}-{\mathbf{m} {\pmb{-}}} C filter based on a multiple input transconductor. The transconductance linearization technique was employed to achieve the biologically realistic time constant. With the moderate value of the bias current and the small size capacitors, the proposed neuron can exhibit different spiking and bursting patterns on the biological timescale. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Multiplier-less and compact FPGA implementation of Mihalas-Niebur neuron(2019-11-01); Leelavattananon, KritsaponThe modified Mihalas-Niebur neuron model suitable for a compact digital implementation is presented. Based on the modified model, a multiplier-less and compact Mihalas-Niebur neuron that uses word-length optimization and bitwise shifting operators for the multiplication was designed and implemented on an FPGA. The simulation results show that the proposed neuron successfully produces all 20 prominent spiking patterns with a few FPGA resources used. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Modular Class-AB Current Multiplier Based on Fully-Differential Hyperbolic Transconductor(2021-05-26)This paper presents a new class-AB current multiplier using fully differential hyperbolic sine transconductors based on floating-gate transistors. The proposed multiplier is developed from a hyperbolic sine multiplication identity which inherently provides a class-AB operation. The proposed multiplier was designed using 0.35 μm AMS CMOS process. Simulation results show that the proposed multiplier achieves -30 dB THD for high input modulation index of 23 while utilizing power consumption of 60 nW under a supply voltage of 3 V. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Ultra-low-power, modular, class-AB current multiplier(2019-07-01)This paper describes a modular class-AB current multiplier which provides the good linearity, the linearly tunable conversion gain and the robustness to process mismatch. The proposed multiplier is derived from a hyperbolic sine multiplication identity, and was designed and simulated using 0.35 μm AMS CMOS process. Simulation results show that the improved linearity, linearly tunable conversion gain and better process variation robustness can be achieved while utilizing lower power consumption and the slightly higher number of transistors compared to the state-of-the-art class-AB current multiplier. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, An instrumentation amplifier based on a floating gate fully differential CCII with DEO rejection for ECG acquisition systems(2014-01-01); ;Leelavattananon, KritsaponThis paper presents a low power, high linearity and high CMRR instrumentation amplifier (IA) based on a multiple-input floating gate fully differential second-generation current conveyor (FGFDCCH) for ECG acquisition systems. The proposed IA is included with the low power lossless integrator for the differential electrode offset (DEO) rejection. The proposed IA is designed and simulated with the AMS 0.35μm CMOS process. The simulation results exhibit CMRR of 117dB@50Hz, 0.16%THD@10Hz and 5mV<inf>pp</inf> input, and a DEO rejection capability up to ±200mV while consumes a supply current of 13μA with a 3V(±1.5V) supply voltage.
