Now showing 1 - 10 of 35
  • Some of the metrics are blocked by your 
    Item type:Publication,
    A compact floating and grounded memristor model using single active element
    (2022-12-01)
    Prasad, Sagar Surendra
    ;
    Kumar, Prashant
    ;
    Raj, Niranjan
    ;
    Sharma, Pankaj Kumar
    ;
    Priyadarshini, Bindu
    Memristor with defined operational specifications is a challenging task that promotes innovation in emulation circuit modelling. This article presents a single active block based compact memristor emulator architecture which is suitable for both floating and grounded circuit topologies. It effectively operates in incremental/decremental modes in both the configurations. The proposed model utilizes only one Differential Voltage Current Conveyor Transconductance Amplifier (DVCCTA) as an active block along with a few passive components. It discourages the use of extra sub-circuit components like multiple active blocks, summers and multipliers. The circuit is intended to work at ±1 V of dc power supply and has a power consumption of 8.74 mW. The proposed emulator model exhibits all the characteristics of an ideal memristor with an operating frequency of 12.8 MHz. It has wide working voltage range of 50–500 mV. The memristor model is built and simulated using the TSMC 0.18 μm CMOS process parameter. The reliability and effectiveness of the proposed model is verified through non-ideal, Monte-Carlo, process corner, non-volatility and temperature variation analysis. Furthermore, the memristor prototype is constructed on the breadboard using discrete ICs AD844AN and CA3080. The experimental outcome is found in accordance with the simulation. The applicability of the proposed memristor model is verified by implementing a memristor based Schmitt trigger circuit.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Two digitally programmable gain amplifiers based on current conveyors
    (2011-05-01)
    Angkeaw, Krit
    ;
    Two digitally programmable gain amplifiers based on current conveyors (CCIIs) are presented. The first digitally programmable gain amplifier consists of a CCII, an operational transconductance amplifier (OTA), and current mirrors. The second one is composed of current conveyor analogue switches (CCASs). Both proposed digitally programmable gain amplifiers do not need switches but they maintain the linear gain at any digital signal levels similar to the digitally programmable gain amplifier using switches; hence the proposed amplifiers are easier to realize, use narrower chip area, and consume lower power. The first proposed amplifier is verified by constructing the circuit using the CCII in an AD844 IC, the OTA in a CA3080 IC, and some bipolar current mirrors. The second proposed amplifier is verified by simulating the circuit using the parameters extracted from the layout (including parasitic capacitance) in the 0.25 μm MOS technology, the level 49 MOS model obtained through MOSIS is used. The results show that the operations of two proposed amplifiers are in accordance with the theories. © Springer Science+Business Media, LLC 2010.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    0.5-V High Linear Fully Differential Multiple-Input Bulk-Driven OTA With Effective Self-Embedded CMFB
    (2024-01-01)
    Khateb, Fabian
    ;
    Kulej, Tomasz
    ;
    ;
    This paper presents a new fully differential multiple-input operational transconductance amplifier (FD MI-OTA) with an effective self-embedded common-mode feedback circuit (CMFB). The circuit employs several design techniques to extend the linearity to the rail-to-rail level, such as a bulk-driven, multiple-input capacitive voltage divider and source degeneration. The circuit uses self-cascode transistors to increase the gain of the OTA from one side and to create a common-mode feedback circuit, needed to control the common-mode output voltage from the other side. Thus, the CMFB is part of the OTA and as a result, its chip area and power consumption remain unchanged. The performance of the proposed circuit was simulated using TSMC s CMOS 0.18 μ m process in the Cadence Virtuoso System Design Platform to validate the performance of the topology. Intensive simulation results based on Monte Carlo and process, voltage, temperature corners were performed to confirm the OTA's performance and the robustness of the CMFB. The circuit operates with a supply voltage of 0.5 V and consumes 17.5nW of power, making it suitable for applications with extremely low voltage supply and low frequency. As an application, a second-order low-pass filter was designed based on the proposed FD MI-OTA.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Electronically tunable current-mode high-order ladder low-pass filters based on CMOS technology
    (2015-01-01)
    Kunto, Terdsak
    ;
    ;
    Abuelma'atti, Muhammad Taher
    This paper describes the design of current mode low-pass ladder filters based on CMOS technology. The filters are derived from passive RLC ladder filter prototypes using new CMOS lossy and lossless integrators. The all-pole and Elliptic approximations are used in the proposed low-pass filter realizations. The proposed two types of filter can be electronically tuned between 10 kHz and 100 MHz through bias current from 0.03 μA to 300 μA. The proposed filters use 1.5 V power supply with 3 mW power consumption at 300 μA bias current. The proposed filters are resistorless, use grounded capacitors and are suitable for further integration. The total harmonic distortion (THD) of the low-pass filters is less than 1% over the operating frequency range. PSPICE simulation results, obtained by using TSMC 0.18μm technology, confirm the presented theory.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Electronically tunable MOS-only current-mode high-order band-pass filters
    (2017-01-01) ;
    Tiamsuphat, Aphinat
    ;
    Taher Abuelma'Atti, Muhammad
    This paper presents new CMOS current-mode ladder Chebyshev and elliptic band-pass filters (BPFs). The signal flow graph and the network transformation methods are used to synthesize the proposed BPFs by using Chebyshev and elliptic RLC low-pass prototypes. CMOS-based lossy and lossless integrators with grounded capacitors are used to synthesize the proposed BPFs. The proposed filters can be electronically tuned between 10 kHz and 100 MHz by adjusting the bias current from 0.02 A to 200 A. Both filters use a 1.5 V DC power supply, which leads to low dynamic power consumption. Both filters enjoy total harmonic distortion of less than 1.5% along the range of the tuning bias currents. Simulation results are included to illustrate the functionality of the proposed filters.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    OTA-based tunable fractional-order devices for biomedical engineering
    (2021-01-01) ;
    Pienpichayapong, Peradol
    ;
    Manositthichai, Narongsak
    ;
    Wongprommoon, Natapong
    This research realizes fractional-order devices or constant phase element (CPE) using continued fraction expansion (CFE) and rational function approximation methods. An RC ladder network prototype was realized using CFE based on the Cauer network principle. The RC ladder network and signal flow graph (SFG) were employed to realize the proposed CPE. Voltage gain circuits and voltage-mode integrators were realized by using operational transconductance amplifiers (OTA) and grounded capacitors. The proposed CPE was subsequently synthesized using voltage gain circuits and voltage-mode integrators based on SFG. The proposed CPE could function as fractional-order capacitor and fractional-order inductor. Besides, the CPE could be constructed in arbitrary fractional-orders. The impedance and operation frequency are independently tunable by manipulating OTA bias current. To validate, the proposed fractional-order device was applied to six types of electrical Cole models of skull tissues, and simulation results were compared with the approximation function and theory. The electrical characteristics of the Cole models based on the proposed CPE are comparable to the theoretical characteristics of the Cole model.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Log-domain current-mode quadrature sinusoidal oscillator
    (2011-12-14) ;
    Prapakorn, Nattawit
    ;
    Swamy, M. N.S.
    A log-domain current-mode quadrature sinusoidal oscillator based on lossless integrators is presented. The circuit is a direct realization of a first-order differential equation for obtaining the lossy and lossless integrators. Each of the log-domain lossless integrators is realized by using only NPN transistors and a grounded capacitor for achieving low-power and fast response. The proposed oscillator uses two-lossless integrator loop which can be electronically tuned through bias currents. A validated BJT model which is used in SPICE simulation operated from a single power supply as low as 2.5 V. The oscillation frequency is controlled over four decades of frequency. The total harmonic distortions for two-phases QSO (12 MHz) is obtained around 0.93% which enables fully integrated in telecommunication systems. The proposed circuit is also suitable for high-frequency applications. Nonideality studies are included and PSpice simulation results confirm the theoretical results.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Log-domain all-pass filter-based multiphase sinusoidal oscillators
    (2013-04-01) ;
    Wongprommoon, Natapong
    Log-domain current-mode multiphase sinusoidal oscillators based on all-pass filters are presented in this paper. The first-order differential equation is used for obtaining inverting and non-inverting all-pass filters. The proposed oscillators are realized by all-pass filters whose natural frequency and stage gain can be electronically tuned by adjusting the bias currents. Each all pass filter contains 10 NPN transistors and a grounded capacitor. The validated BJT model which is used in SPICE simulation operated by a single power supply as low as 2.5 V. The frequency of oscillation can be controlled over four decades. The total harmonic distortions of these MSO at frequency 56.67 MHz and 54.44 MHz, obtained around 0.52% and 0.75%, respectively. The proposed circuits enable fully integrated in telecommunication systems and also suit to high-frequency applications. Nonideality studies and PSpice simulation results are included to confirm the theory.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Integrable CMOS-Based Current-Mode Sinusoidal Frequency and Peak Detector
    (2017-12-01)
    This research proposes the integrable CMOS current-mode instantaneous frequency and peak detector (FPD) based on the trigonometric relationships and mathematic algorithm without the divider function and low-pass filter. The proposed FPD structure is straightforward, consisting of two differentiators, two multipliers and one square-rooter. The input of FPD is operable in the 20–100 kHz frequency and 20–100 μ A amplitude under ± 1.5 V power supplies. In the research, the FPD was simulated using the current-mode CMOS technology and a prototype detector subsequently materialized using the commercially available components. In addition, the FPD was experimentally utilized as the FM and AM demodulators with very satisfactory demodulation outcomes. The simulation and experimental results were agreeable and also consistent with the trigonometric relationships and algorithmic scheme. More importantly, the integrable FPD could achieve the high-accuracy current output and fast response.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    High-complex chaotic system based on new nonlinear function and OTA-based circuit realization
    (2022-09-01)
    Karawanich, Khunanon
    ;
    This research proposes a chaotic system using a new modified rectangular nonlinear function based on the principle of the third-order jerk concept. The dynamic behaviors can be realized by manipulating only one parameter from periodic, non-periodic, single-scroll, and double-scroll attractors. The proposed chaotic system can achieve relatively high-complexity chaotic behavior, as evident in the comparatively high Kaplan-Yorke dimension (D<inf>KY</inf> = 2.43) with the existing jerk systems. The performances of the proposed chaotic system are also computed and simulated through the MATLAB numerical analysis, including scenarios of bifurcations branches, Lyapunov exponents, route to chaos, phase portraits, 0–1 test charts, and Poincaré map. The proposed system analyzes the coexistence of asymmetric or symmetric attractors confirmed with basins of attraction to highlight the presence of multiple attractors, which influence initial conditions. In addition, the system's offset boosting and amplitude control are included. Furthermore, a double-scroll attractor and a four-scroll attractor can also be achieved by placing nonlinear functions at different positions in the third-order system., The circuits of the proposed chaotic systems can be conveniently realized using commercially available operational transconductance amplifiers (OTAs) and capacitors. The performances of the circuit are also proven through the experimental results compared with the numerical results. The experimental results exhibit the ease of construction based on the new nonlinear function and are suitable for applying in the data encryptions.