Repository logo
Communities & Collections
Research Outputs
Fundings & Projects
People
Statistics
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. KMITL
  3. Publication
  4. Designing a Fine-Tuning Tool for Machine Learning with High-Speed and Low-Power Processing
Loading...
Thumbnail Image

Designing a Fine-Tuning Tool for Machine Learning with High-Speed and Low-Power Processing

Author(s)
Sato, Tomoaki
Chivapreecha, Sorawat
Higuchi, Kohji
Moungnoul, Phichet
Date Issued
December 24, 2018
Type
Conference Paper
DOI
10.1109/ISCIT.2018.8587986
Abstract
Machine learning is used in various fields. In order to broaden its further applications, it is necessary to use an architecture that operates faster and with lower-power consumption than conventional architecture. In this paper, as an architecture for that, it is proposed to use the ASIC-FPGA architecture proposed by the authors. In circuits on FPGAS, wave-pipeline techniques can be introduced for further high through put processing. In order to further improve the performance of wave-pipelines on the FPGAS, fine-Tuning should be executed. A fine-Tuning tool essential for realizing these is developed.
Citation
Iscit 2018 18th International Symposium on Communication and Information Technology, 204-207, 2018
Subjects

ASIC-FPGA architectur...

fine-Tuning

FPGA

GPU

machine learning

RTL design

wave-pipeline

Metrics
Get Involved!
  • Source Code
  • Documentation
  • Slack Channel
Make it your own

DSpace-CRIS can be extensively configured to meet your needs. Decide which information need to be collected and available with fine-grained security. Start updating the theme to match your Institution's web identity.

Need professional help?

The original creators of DSpace-CRIS at 4Science can take your project to the next level, get in touch!

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Accessibility settings
  • Privacy policy
  • End User Agreement
  • Send Feedback