Publication: Design high speed and low power hybrid full adder circuit
Loading...
Date
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
This paper presents 1-bit hybrid full adder cells circuit scheme that high speed and low power consumption. This Full adder cells circuit is designed utilization of XOR gate, XNOR gate, pass logic gate and transmission gate. Result of simulation by HSPICE program based on 16 nm CMOS technology with 0.9V power supply voltage and maximum frequency at 8GHz.
Description
Keywords
CMOS technology, delay, Full adder circuit, high speed, logic gate
Citation
Iscit 2018 18th International Symposium on Communication and Information Technology, 22-25, 2018