An on-chip delay measurement using adjacency testable scan design

Thumbnail Image

Date

2015-10-01

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Adjacency list, Scan chain, Boundary scan, Design for testing

Citation

URI

https://dspace.kmitl.ac.th/handle/123456789/5355

Collections

All

Endorsement

Review

Supplemented By

Referenced By