Skip to main content
Communities & Collections
All of DSpace
Statistics
English
العربية
বাংলা
Català
Čeština
Deutsch
Ελληνικά
Español
Suomi
Français
Gàidhlig
हिंदी
Magyar
Italiano
Қазақ
Latviešu
Nederlands
Polski
Português
Português do Brasil
Srpski (lat)
Српски
Svenska
Türkçe
Yкраї́нська
Tiếng Việt
Log In
Log in
New user? Click here to register.
Have you forgotten your password?
Home
KMITL
All
Evaluation of Multi-Bit Input Logic Blocks in RTL-Designed FPGA Architecture: A Framework for FPGA and ASIC Integration
Evaluation of Multi-Bit Input Logic Blocks in RTL-Designed FPGA Architecture: A Framework for FPGA and ASIC Integration
Loading...
Date
2025-03-05
Authors
Tomoaki Sato
Anyu Murakami
Sorawat Chivapreecha
Phichet Moungnoul
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Description
Keywords
Application-specific integrated circuit
,
FPGA prototype
,
Programmable Array Logic
,
Programmable logic array
Citation
URI
https://dspace.kmitl.ac.th/handle/123456789/14308
Collections
All
Endorsement
Review
Supplemented By
Referenced By
Full item page