Extraction Methodology and Junction Capacitance Model of PMOSFET in VLSI

Thumbnail Image

Date

2020-03-01

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Abstract

Description

Keywords

Perimeter, Diffusion capacitance, LOCOS

Citation

URI

https://dspace.kmitl.ac.th/handle/123456789/9248

Collections

All

Endorsement

Review

Supplemented By

Referenced By