OTA-based high frequency CMOS multiplier and squaring circuit

Simple item page
dc.contributor.authorRisanuri Hidayat
dc.contributor.authorKobchai Dejhan
dc.contributor.authorPhichet Moungnoul
dc.contributor.authorYoshikazu Miyanaga
dc.date.accessioned2025-07-21T05:50:26Z
dc.date.issued2009-02-01
dc.description.abstractA gigahertz analog multiplier based on OTA and squaring is proposed. The multiplier has gigahertz frequency response is suitable to use in communication system. The circuit is based on 0.18 mum CMOS technology simulated using PSPICE level 7. This technique provides; wide dynamic range, GHz-bandwidth response and low power consumption. The proposed circuit has been simulated with PSPICE and achieved -3 dB bandwidth of 3.96 GHz. The total power dissipation is 0.588 mW with plusmn1 V power supply voltages..
dc.identifier.doi10.1109/ispacs.2009.4806748
dc.identifier.urihttps://dspace.kmitl.ac.th/handle/123456789/2033
dc.subjectFrequency multiplier
dc.subjectVoltage multiplier
dc.subject.classificationAnalog and Mixed-Signal Circuit Design
dc.titleOTA-based high frequency CMOS multiplier and squaring circuit
dc.typeArticle

Files

Collections

All