Bunlaksananusorn, Chanin

Loading...
Thumbnail Image
Preferred name
Bunlaksananusorn, Chanin
Alternative Name
Bunlaksananusorn, C.
Main Affiliation
Email
chanin.bu@kmitl.ac.th

Settings

Now showing 1 - 2 of 2
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Improvement of output dynamic performance of an average current mode controlled buck converter with a parallel controller
    (2010-09-17)
    Chrin, P.
    ;
    Trakuldit, S.
    ;
    Polmai, S.
    ;
    Bunlaksananusorn, C.
    This paper presents a parallel voltage controller to improve the output dynamic performance of a buck converter with Average Current Mode Control (ACMC). The parallel controller is a high-order controller synthesized from parallel connection of the two basic controllers. It is proposed to compensate the control-to-output transfer function of the converter, which has multiple poles and zeros. Up until now, the task is commonly performed by the two-pole one-zero controller, which is clearly not adequate and has somewhat limited the dynamic performance of the converter. In the paper, the design of parallel controller is illustrated with a 5V/2V ACMC buck converter. Experimental and simulated results that show the improvement of output voltage response to a step load change are presented. © 2010 IEEE.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Large-signal average modeling and simulation of DC-DC converters with SIMULINK
    (2007-10-01)
    Chrin, P.
    ;
    Bunlaksananusorn, C.
    In this paper, modeling and simulation of DC-DC converters under SIMULINK environment is presented. The modeling is performed with a buck converter, employing three different control schemes: voltage-mode control, current-mode control, and average current-mode control. The resulted models are a nonlinear average model that can be used to simulate the converter performance under large-signal condition. Experiment on the prototype circuits subjected to a load current disturbance yields the results which are in reasonable agreement with their simulated counterparts, confirming the validity of the developed models. © 2007 IEEE.