Now showing 1 - 7 of 7
  • Some of the metrics are blocked by your 
    Item type:Publication,
    A low-voltage CMOS current squarer circuit
    (2005-12-01) ;
    Singkrajom, Natcha
    ;
    ;
    Dejhan, Kobchai
    This paper presents a low-voltage current-mode CMOS squarer circuit. The low voltage operation can be achieved by the simple circuit design of the simple CMOS current mirrors and voltage shifting circuit. The realization method uses the MOS square-law technique in saturation region and require only V <inf>Th</inf>+2V<inf>DS</inf>. Simulation results show that the proposed circuit works well at supply voltage of 1V for a 0.5μm technology. © 2005 IEEE.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Low voltage wide band inverting current feedback amplifier
    (2004-12-01) ;
    Dejhan, Kobchai
    This paper proposes a new design of low voltage wide band inverting current feedback amplifier. With the simple and small circuit, leads to high frequency response up to 2.5 GHz, with high gain and large input/output dynamic range up to ± 0.5V under ± 0.7V supply voltage. The simulation performed with MOSIS 0.5 micron technology and results the excellent performance, stabilize under large range ambient temperature. This circuit also well performs in digital application and suitable for mixed-signal processing.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Multi-resolution image registration based on correlation technique
    (2005-01-01) ;
    Dejhan, Kobchai
    This paper proposed the new techniques of the multi-resolution image registration. The two images (reference and searching images), firstly, were prepared by decompose to multi-resolution images with discrete wavelet transform (DWT). Then the factional masks are created and convert to the binary masks base-on prior information. This efficiency mask-based algorithm operates in the coarse-to-fine resolution fashion on low-pass sub-band of decomposed image. Then the correlation performed at each resolution level to accomplish the registration problem © 2005 IEEE.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Planar array waveguide auto-alignment based on adaptive evolution optimization method
    (2005-12-01) ;
    Dejhan, Kobchai
    ;
    Angkaew, Krit
    ;
    Kornsuthathipkul, Kreangsak
    The new active alignment technique was developed for planar lightwave circuit platform. The technique was successfully applied to the small spot-size laser diode align to 9um-diameter core size of the planar waveguide. This new auto-alignment procedure is designed which be based on an evolutionary optimization method. While the self-adaptive adjustment is created, it give the efficient alignment which can be obtained with the advantages of active alignment (low excess loss, good loss uniformity and high yield) and the time consuming is extremely reduced. The rough mesh-scanning (x-y axis) was initialized to the adaptive evolutionary search, and then the virtual cubic was created in searching space. The vertices and centre of cubic were searched. Then the virtual cubic will be moved until the center of virtual cubic has minimum excess loss. In case of the consecutive center of cubic is the same point, the size of cubic will be scaled in each dimension independently. The scaling factor will be self-selected and based on the prior information of alignment process to reach the global optimum point. This yields is fast and high repeatability alignment that suit for a large-volume manufacturing. © 2005 IEEE.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    The combinational and sequential adiabatic circuit design and its applications
    (2009-04-08) ;
    Dejhan, Kobchai
    In this paper, a new design of adiabatic circuit, called the quasi-static efficient charge recovery logic (QSECRL) is proposed. To achieve minimum energy consumption, this paper proposes a technique to reduce channel resistance and remove diodes from the signal path. This design method can be implemented in both combination logic and sequential logic. The counter circuit and the 8-bit carry look-ahead (CLA) circuit, a more complex circuit, are selected to evaluate this proposed design. All simulations in this paper have been implemented by SPICE with the 0.8 μm MOSIS technology MOS transistor model under 2-volt (peak-peak) sinusoidal power-clock supply. The results show significantly improved performance of the 8-bit CLA circuit with 20-30 fJ and 70 fJ energy consumption at 10-100 MHz and 500 MHz operating frequency, respectively. © Birkhäuser Boston 2009.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    Jitter decomposition by derivatived Gaussian wavelet transform
    (2004-12-01) ;
    Dejhan, Kobchai
    This paper proposes a new method of jitter decomposition. The results are deterministic jitter and random jitter that obtained by derivatived Gaussian wavelet transform and Fisher's information, respectively. The idea is based-on the searching of two Gaussian tails on normalized jitter histogram. The simulation and experiment result are shown and discussed in term of accuracy and noise immunity.
  • Some of the metrics are blocked by your 
    Item type:Publication,
    A new adjustable grounded/floating resistance circuit with enhanced dynamic range based on mixed-translinear loops
    (2005-12-01) ;
    Binthawihok, Atiporn
    ;
    Dejhan, Kobchai
    This paper proposes the implementation for a grounded and floating controlled resistance with extended dynamic range. It uses a translinear cascade loop of the bipolar transistors. The equivalent resistance is controlled by the dc current which bias the circuit to work effectively in class AB. The simulation is carried out by using PSICE program simulator with the Intersil CA3096 (NPN) and CA3083 (PNP) transistor array SPICE Model. The results confirm the success of the proposed technique. © 2005 IEEE.