Lerkvaranyu, Somkiat

Loading...
Thumbnail Image
Preferred name
Lerkvaranyu, Somkiat
Alternative Name
Lerkvaranyu, S.
Main Affiliation
Email
somkiat.le@kmitl.ac.th

Settings

Now showing 1 - 7 of 7
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Square/triangular wave generator using single bulk-driven FDCCII
    (2019-07-01)
    Torteanchai, Usa
    ;
    Manman, Somsak
    ;
    Kumngern, Montree
    ;
    Lerkvaranyu, Somkiat
    This paper presents a new square/triangular wave generator based on ultra-low voltage fully differential second generation current conveyor (FDCCII). The circuit is composed base on Schmitt trigger and integrator circuits that employs one FDCCII, four resistors and one capacitor. The circuit can generate both square and triangular output waveforms into one topology. The performance of proposed circuit is confirmed using PSPICE simulations with a standard 0.18 \mum CMOS process and with a 0.5 V supply.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    0.3 v Fully Differential Current Conveyor Using MIBD-DT MOST technique
    (2022-01-01)
    Kumngern, Montree
    ;
    Torteanchai, Usa
    ;
    Wongprommoon, Natapong
    ;
    Jongchanachavawat, Wirote
    ;
    Tooprakai, Siraphop
    This paper presents a new fully differential second-generation current conveyor (FDCCII) using multiple-input bulk-driven dynamic threshold voltage MOS transistor (MIBD-DT MOST) technique. This FDCCII, the MOST techniques such as the multiple-input (MI), bulk-driven (BD) and dynamic threshold voltage (DT) have been used. The MIBD can be reduced the number of differential pair of FDCCII and the DT-MOST technique can be reduced the power supply requirement. Thus, the proposed FDCCII is capable to working with a supply voltage of 0.3 V and it consumes a 0.132 uW of power dissipation. The simulations were performed with SPICE program using the 0.18 um CMOS technology. To prove the workability of the new circuit, the proposed FDCCII has been used to realize universal filter.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Multiple-Input Multiple-Output Universal Filter Using DDTAs
    (2022-01-01)
    Suksaibul, Pichai
    ;
    Torteanchai, Usa
    ;
    Manman, Somsak
    ;
    Jongchanachavawat, Wirote
    ;
    Kumngern, Montree
    This paper presents a multiple-input multiple-output universal biquadratic filter using differential difference transconductance amplifiers. The variant filtering responses can be obtained by appropriately applying input signals and appropriately choosing output terminals. The voltage-mode filter possesses both high-input and low-output impedances. The proposed filter provides five standard filtering responses. The natural frequency can be controlled electronically, and the quality factor can be controlled orthogonally. The performance of the proposed filter is confirmed using PSPICE simulation based on 0.18 µm CMOS technology from TSMC.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Extremely Low-Power Fifth-Order Low-Pass Butterworth Filter
    (2021-04-01)
    Aupithak, Nattharinee
    ;
    Torteanchai, Usa
    ;
    Burapattanasiri, Bancha
    ;
    Lerkvaranyu, Somkiat
    ;
    Khateb, Fabian
    A fifth-order Butterworth low-pass filter using multiple-input operational transconductance amplifiers (OTAs) is proposed in this paper. It is expressed that the number of OTAs that used for realizing fifth-order low-pass filter can be reduced using multiple-input OTA and results to decrease the power consumption and the active area. N-input OTA can be obtained using multiple-input bulk-driven quasi-floating gate technique. Subthreshold technique is used to achieve extremely low power consumption which can be applied to biomedical systems. The proposed topology is simulated using 0.18 standard CMOS process. Simulation results show that the proposed filter has a bandwidth located within 250 Hz, a power consumption of 41 nW and a dynamic range of 61 dB.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Current-Mode Universal First-Order Analog Filter Using CCCIIs
    (2023-01-01)
    Phatsornsiri, Punnavich
    ;
    Torteanchai, Usa
    ;
    Wongprommoon, Natapong
    ;
    Kumngern, Montree
    ;
    Jongchanachavawat, Wirote
    This paper presents a new current-mode first-order universal analog filter using current-controlled current conveyors (CCCIIs). The proposed circuit can realize first-order sections such as all-pass, low-pass, high-pass filters with both non-inverting and inverting transfer functions into single topology. The pole frequency of these filters can be controlled electronically. The output terminals possess high impedance level which is required for cascading of current-mode circuits. The proposed analog filter is verified using SPICE simulation. The CCCII has been simulated using the 0.18 µm CMOS technology with a supply voltage of 1.8 V. The simulation result can show that it agrees well with theory.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Mixed-Mode Universal Filter Using Differential Difference Transconductance Amplifiers
    (2022-01-01)
    Suksaibul, Pichai
    ;
    Torteanchai, Usa
    ;
    Kumngern, Montree
    ;
    Jongchanachavawat, Wirote
    ;
    Burapattanasiri, Bancha
    This paper presents a new mixed-mode universal biquad filter based on differential difference transconductance amplifiers (DDTAs). This work will be expressed that many filtering functions with electronic control of the natural frequency can be obtained using DDTA-based circuit. The topology provides voltage-mode (VM), current-mode (CM), transimpedance-mode (TIM), transadmittance-mode (TAM) transfer functions into single topology and each transfer function offers five standard filtering functions. The performance of the proposed topology is carried out using PSPICE simulators based on 0.18 μm CMOS technology from TSMC. The simulation result shows that it can confirm the proposed topology.
  • Loading...
    Thumbnail Image
    Some of the metrics are blocked by your 
    consent settings
    Item type:Publication,
    Electronically Tunable Differential Difference Current Conveyor Using OTAs
    (2021-04-01)
    Sukhawit, Chuthitep
    ;
    Burapattanasiri, Bancha
    ;
    Torteanchai, Usa
    ;
    Lerkvaranyu, Somkiat
    ;
    Knobnob, Boonying
    This paper presents a new electronically tunable differential difference current conveyor (DDCC) using operational transconductance amplifiers (OTAs). Unlike conventional DDCC, the proposed DDCC offers current gain between z- and x-terminal that can be controlled electronically by bias currents. The DDCC-based OTA can be investigated both simulation and experiment tests. The proposed DDCC is used to implement a quadrature oscillator to confirm workability.