Analog operation in CMOS latch circuit for reducing dynamic power dissipation

Many approaches to study of analog operation in CMOS VLSI. This paper is focused on finding an analog operation using pMOS transistor which is used to control the variation of dynamic power dissipation of the CMOS static latch circuit. The results have been simulated using SPICE under 1.2μm HCMOS3 technology.