Parnklang, Jirawath
Loading...
Preferred name
Parnklang, Jirawath
Alternative Name
Parnklang, J.
Main Affiliation
Email
jirawath.par@kmitl.ac.th
3 results
Now showing 1 - 3 of 3
- Some of the metrics are blocked by yourconsent settings
Item type:Publication, The MIIS structure capacitor fabricated with high permittivity material(1999-01-01); ;Surathammanun, J. ;Julprapa, A.; Titiroongruang, W.The MIIS (Metal Insulator Intrinsic Semiconductor) structure capacitor consists of the aluminum, ZnO insulator and n-Type silicon doped with gold atoms. The different electrical characteristics of the devices from the standard MOIS (Metal Oxide Intrinsic Semiconductor) structure capacitor which is fabricated from SiO<inf>2</inf> are presented in this paper. The experimental results show that the threshold voltage of the devices (V<inf>TO</inf>) is smaller than the MOIS devices, the zinc oxide capacitor values (C<inf>OX</inf>) are higher but the total capacitor value (C<inf>T</inf>) of the device does not change. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, Four-quadrant CMOS analog divider(1998-12-01); ;Arammongkonwichai, C.Kongtanasunthorn, P.The novel four-quadrant analog divider circuit is presented. Essentially, it consists of two building blocks of circuits, a basic analog divider circuit, and a switching part. Analog divider circuit can be implemented by a second-generation current conveyor (CCII), which compose with two MOS transistors biased in non-saturation region, a voltage buffer and a resistor. The SPICE simulation results are given to verify the theoretical analysis. - Some of the metrics are blocked by yourconsent settings
Item type:Publication, CMOS current follower circuits(1999-01-01); ;Nanthanawanitch, W.Titiroongruang, W.We design current follower circuits (CF) using the CMOS transistor to substitute for the bipolar transistor circuit. The experimental result which uses Spice program found that the input and output impedance of the circuit are 5 kω and 76 Mω respectively. Moreover, the bandwidth of the circuit can be used in a wide range from 0 Hz to 4.1 MHz for CF<sup>+</sup> and 0 Hz to 3.4 MHz and the harmonic distortion is less than 4.06% for CF<sup>+</sup> and 4.27% for CF/sup-/. We also implement the circuit by using a commercial MOS transistor 4007, which consists of a dual complement of the CMOS transistor. The implemented circuits show that the electrical characteristics are the same as the analysis results from the Spice program.
