Tangsrirat, Worapong

Preferred name

Alternative Name

Tangsrirat, W.

Main Affiliation

School of Engineering

worapong.ta@kmitl.ac.th

Now showing 1 - 10 of 95

Some of the metrics are blocked by your
consent settings
New Single VDCC Based Electronically Adjustable FDNR using Grounded Capacitances
(2022-08-01)
Srivastava, Mayank
;
Bhardwaj, Kapil
;
Prasad, Dinesh
;
Singh, Ramendra
;
Tangsrirat, Worapong
A FDNR (Frequency Dependent Negative Resistance) simulator has been presented, which uses single Voltage Differencing Current Conveyor (VDCC) along with two grounded capacitances to realize the pure FDNR function. The proposed FDNR simulator places itself as one of the most compact circuit architecture present in the available literature. It is a resistor-less realization and finds no requirement of any active/passive component/parameter matching to realize the FDNR behaviour. The presented analysis shows that the proposed circuit remains always stable under the effect of parasitics irrespective of any values of circuit parameters, which is not witnessed in many previously reported FDNRs. The usability of realized synthetic FDNR has been checked through validation of developed higher-order CDR filters by using the proposed FDNR. To verify the designed circuits, the presented configurations have been simulated under the PSPICE simulation environment. The experimental results are shown for the commercial ICs (AD844 and CA3080) based physical realization of described FDNR.
Some of the metrics are blocked by your
consent settings
Floating Series RC Impedance Simulator Using Single FB-VDBA
(2020-03-01)
Pimpol, Jirapun
;
Channumsin, Orapin
;
Tangsrirat, Worapong
This article introduces a floating series RC impedance simulator circuit employing a single fully-balanced voltage differencing buffered amplifier (FB-VDBA), as an active element. The presented simulation includes only one FB-VDBA, a single resistor, and a single capacitor. The simulated equivalent series resistance and capacitance values are alterable via the DC biasing current of the FB-VDBA. As a demonstrative application, the presented floating series RC impedance is applied to configuration a 2<sup>nd</sup> order high-pass filter. To evaluate the correctness operation of the presented circuit and its application, the simulation results based upon TSMC 0.25-μm CMOS technology are also contained.
Some of the metrics are blocked by your
consent settings
Realization of Lossy Parallel Inductance Simulator Using Single VDGA and a Grounded Capacitor
(2022-01-01)
Satansup, Jetsdaporn
;
Roongmuanpha, Natchanai
;
Pukkalanun, Tattaya
;
Tangsrirat, Worapong
An active lossy parallel type inductance simulator is proposed in this study. Only a single voltage differencing gain amplifier (VDGA) and a grounded capacitor are used in the proposed design. The realized equivalent resistance (Req) and equivalent inductance (Leq) can be adjusted electronically via the transconductance gain of the VDGA device. The influence of the non-idealities of the VDGA on the realized simulator is examined in detail. The suggested active inductance simulator is used to realize the second order voltage mode highpass filter, which is simulated using the PSPICE simulation program to ensure that it performs as expected.
Some of the metrics are blocked by your
consent settings
A Novel Practical Fixed-Time Speed Control of Permanent Magnet Synchronous Motors with Input Saturation
(2025-01-01)
Cholahan, Varin
;
Wongvanich, Napasool
;
Tangsrirat, Worapong
In this article, we focus on a control problem for the speed control of a permanent magnet synchronous motor (PMSM). An antisaturation adaptive fixed-time nonsingular sliding mode control (AFFTNSM) with disturbance estimation compensation is designed for a class of second-order nonlinear systems to improve PMSM system performance. Firstly, a novel fast fixed-time nonsingular sliding mode surface is chosen based on the error dynamic equation. Then, a practical fixed-time sliding mode control algorithm is proposed where the stability of the proposed controller is demonstrated to show the convergence of the velocity tracking error to a neighborhood of the origin in fixed-time. The implementation of feedforward compensation of disturbance enhances the dynamic performance of the fast fixed-time nonsingular sliding mode control rule, resulting in reduced chattering phenomena. Numerical simulation results are provided to verify the efficiency of the proposed method.
Some of the metrics are blocked by your
consent settings
Cascadable First-Order and Second-Order Inverse Filters Based on Second-Generation Voltage Conveyors
(2025-02-01)
Roongmuanpha, Natchanai
;
Likhitkitwoerakul, Nutcha
;
Pukkalanun, Tattaya
;
Faseehuddin, Mohammad
;
Tangsrirat, Worapong
This study introduces four novel configurations of first-order and second-order multifunction inverse filters in both voltage-mode (VM) and current-mode (CM) using second-generation voltage conveyors (VCIIs). The first-order VM and CM inverse filters utilize only three passive components together with one VCII for VM and two VCIIs for CM realizations, which can provide lowpass and highpass inverse filter responses. The latter, second-order VM and CM multifunction inverse filters, can be constructed using the corresponding first-order inverse filters as their core circuits. These filters offer all the basic inverse filter functions, including lowpass, bandpass, and highpass inverse responses with all gains obtained from the same design. All the inverse filter realizations are cascadable. No component matching requirements are necessary for all filter responses. The non-ideal effects of the VCII on the performance of the proposed inverse filters are thoroughly examined. To prove the feasibility of the designs, the PSPICE program performed several simulations, utilizing model parameters of 0.18 µm CMOS technology. Some testing experiments were conducted using the commercially available IC-type AD844s for evaluating the practical performance of the designed inverse filters.
Some of the metrics are blocked by your
consent settings
Novel Minimum Component Dual Mode Biquadratic SIMO Filter with Electronic Tunability
(2024-01-01)
Srivastava, Abhishek
;
Prasad, Harishchandra
;
Singh, Umesh
;
Om Mishra, Shri
;
Faseehuddin, Mohammad
Two topologies of minimum component single input multiple output (SIMO) filters are designed by employing a versatile active building block (ABB), the current conveyor transconductance amplifier (CCTA). The proposed filters work in current mode (CM) and trans-admittance mode (TAM). The CM SIMO filter is designed using two CCTA and two grounded capacitors. The CM filter can be converted to TAM filter just by adding a grounded resistor without any change in the topology. There is no need of passive component matching, and the filters provide all the five responses namely, high-pass (HP), band-pass (BP), low-pass (LP), all-pass (AP), and band-stop (BS) simultaneously. In addition, it provides an independent electronic tunability of angular frequency (ω) and quality factor (Q). The active and passive sensitivities of the filter parameters are low. In CM mode the filter offers low input impedances and high output impedances and in TAM mode the filter offers high input impedance and hight output impedance that support the cascadeability. The CM and TAM filters are designed for a frequency 16.23MHz and the simulation results employing 0.18 µm CMOS technology parameters at a supply voltage of ±1.25 V are obtained using Cadence software to validate the proposed design. Also, the proposed CM SIMO universal filter has been implemented in hardware to confirm its practicality. The commercially available integrated circuits (ICs), the current feedback operational amplifier (AD844) and operational transconductance amplifier (CA3080) and employed for the experimental validation.
Some of the metrics are blocked by your
consent settings
Grounded Series/Parallel RL/RC Immittance Simulations with a Single VDTA
(2022-01-01)
Pukkalanun, Tattaya
;
Moonmuang, Pitchayanin
;
Tangsrirat, Worapong
This paper discusses actively simulated RL and RC immittance simulator circuits. Only one voltage difference transconductance amplifier (VDTA) and one grounded capacitor are required for each realized simulator. The proposed simulator concept can realize all the possible series and parallel RL/RC impedance functions, with the simulated equivalent elements being tunable both electronically and separately through the VDTA's transconductance gains. The impacts of VDTA non-idealities on realized simulator performance are examined. The numerical simulations using PSPICE program, as well as experimental measurements utilizing commercially available IC CA3080s, are provided to prove the practicability of the circuits.
Some of the metrics are blocked by your
consent settings
Automated Elderly-Tracking Robot Prototype Using an AI-Based Vision Camera
(2026-01-01)
Pimpol, Jirapun
;
Mongkolwai, Pratya
;
Pukkalanun, Tattaya
;
Tangsrirat, Worapong
This paper presents the design and implementation of an automated elderly-tracking robot prototype that integrates an AI-based HuskyLens vision sensor with ultrasonic sensors for target detection, tracking, and obstacle avoidance. Sensor data are processed by an Arduino UNO microcontroller, which controls TorqueNADO motors to achieve autonomous navigation and real-time motion control. The system also incorporates an ESP32-CAM module to provide live video streaming of the elderly user via the Blynk smartphone application, enabling remote monitoring over the Internet. In addition, the prototype supports a maximum payload of 3 kg for carrying essential lightweight items for elderly users. Experimental results demonstrate that the proposed robot meets the intended design objectives and validates the practical feasibility of the system.
Some of the metrics are blocked by your
consent settings
Two-Quadrant Current-Mode Logarithmic and Anti-logarithmic Amplifiers with Temperature Compensation
(2025-09-01)
Pukkalanun, Tattaya
;
Roongmuanpha, Natchanai
;
Tangsrirat, Worapong
;
Suesut, Taweepol
This paper proposes circuit topologies for realizing two-quadrant current-mode logarithmic and anti logarithmic amplifier configurations with temperature compensation. The design approach employs the translinear approach to generate the output currents that directly correspond to the absolute values of the logarithmic and anti logarithmic functions. The proposed circuits can operate at a low-level supply voltage of 2V with both input and output current signals. A detailed examination of the non-ideal circuit performance has also been considered. To validate their functionality and illustrate their superior thermal stability, the developed circuits have been simulated. All simulations were conducted via PSPICE for a real bipolar transistor model of the HFA3096 technology.
Some of the metrics are blocked by your
consent settings
New resistor-less tunable floating and grounded FDNR simulators
(2023-01-01)
Bhardwaj, Kapil
;
Srivastava, Mayank
;
Tangsrirat, Worapong
This article proposes new electronically tunable simulation configurations of synthetic grounded and floating frequency-dependent negative resistances (FDNRs) without using any resistances. The presented simulators have been realised by using two voltage differencing transconductance amplifiers (VDTAs) along with two capacitances. As per the knowledge of the authors, the depicted VDTA-based simulator circuits are the most compact configurations as compared to any other VDTA-based pure FDNR simulator reported so far. The circuits possess the feature of electronic tunability which means that the realised FDNR value can be controlled by using bias currents of employed VDTAs. Moreover, the reported structures simulate ideal FDNR behaviour without any requirement of fulfiling the parameter-related conditions. An analysis has been presented and discussed to find the behaviour of the presented circuits under non-ideal effects. The operation of the simulated FDNRs has been checked by constructing higher-order CDR filters. The working of the designed circuits has been shown through the simulation results generated using PSPICE with 0.18 um CMOS technology. Finally, the experimental results using commercial IC have been discussed.

Tangsrirat, Worapong

Filters

Settings

Sort By

Results per page